



永昶科技

MFU124

Industrial Grade - 8bit MTP Type IO Controller

Data Sheet

Version 0.01

October 8, 2019



MFU124 - Industrial Grade 8bit MTP Type IO Controller

Table of Contents

1. Features	8
1.1. Special Features	8
1.2. System Features	8
1.3. CPU Features	8
1.4. Package Information	8
2. General Description and Block Diagram	10
3. Pin Definition and Functional Description	11
4. Central Processing Unit (CPU)	13
4.1. Storage Memory	13
4.1.1. Program Memory – ROM	13
4.1.2. Data Memory – SRAM	13
4.1.3. System Register	13
4.1.3.1. ACC Status Flag Register (<i>FLAG</i>), address = 0x00	15
4.1.3.2. MISC Register (<i>MISC</i>), address = 0x08	15
4.2. Addressing Mode	15
4.3. The Stack	16
4.3.1. Stack Pointer Register (<i>SP</i>), address = 0x02	16
4.4. Code Options	16
5. Oscillator and System Clock	18
5.1. Internal High RC Oscillator and Internal Low RC Oscillator	18
5.2. External Crystal Oscillator	18
5.2.1. External Oscillator Setting Register (<i>EOSCR</i>), address = 0x0A	19
5.2.2. Usages and Precautions of External Oscillator	19
5.3. System Clock and IHRC Calibration	20
5.3.1. System Clock	20
5.3.1.1. Clock Mode Register (<i>CLKMD</i>), address = 0x03	21
5.3.2. Frequency Calibration	21
5.3.2.1. Special Statement	22
5.3.3. System Clock Switching	23
6. Reset	23
6.1. Power On Reset – POR	23
6.2. Low Voltage Reset – LVR	24
6.3. Watch Dog Timeout Reset	25
6.4. External Reset Pin – PRSTB	26
7. System Operating Mode	27
7.1. Power-Save Mode (“ <i>stopexe</i> ”)	27
7.2. Power-Down Mode (“ <i>stopsys</i> ”)	28
7.3. Wake-Up	29



MFU124 - Industrial Grade 8bit MTP Type IO Controller

10.3.2. Hardware and Timing Diagram	47
10.3.3. Equations for 11-bit PWM Generator	48
10.3.4. 11bit PWM Related Registers	49
10.3.4.1. PWMG0 control Register (<i>PWMG0C</i>), address = 0x20	49
10.3.4.2. PWMG0 Scalar Register (<i>PWMG0S</i>), address = 0x21	49
10.3.4.3. PWMG0 Counter Upper Bound High Register (<i>PWMG0CUBH</i>)	49
10.3.4.4. PWMG0 Counter Upper Bound Low Register (<i>PWMG0CUBL</i>)	49
10.3.4.5. PWMG0 Duty Value High Register (<i>PWMG0DTH</i>), address = 0x22	50
10.3.4.6. PWMG0 Duty Value Low Register (<i>PWMG0DTL</i>), address = 0x23	50
10.3.4.7. PWMG1 Control Register (<i>PWMG1C</i>), address = 0x26	50
10.3.4.8. PWMG1 Scalar Register (<i>PWMG1S</i>), address = 0x27	50
10.3.4.9. PWMG1 Counter Upper Bound High Register (<i>PWMG1CUBH</i>)	51
10.3.4.10. PWMG1 Counter Upper Bound Low Register (<i>PWMG1CUBL</i>)	51
10.3.4.11. PWMG1 Duty Value High Register (<i>PWMG1DTH</i>), address = 0x28	51
10.3.4.12. PWMG1 Duty Value Low Register (<i>PWMG1DTL</i>), address = 0x29	51
10.3.4.13. PWMG2 Control Register (<i>PWMG2C</i>), address = 0x2C	51
10.3.4.14. PWMG2 Scalar Register (<i>PWMG2S</i>), address = 0x2D	52
10.3.4.15. PWMG2 Counter Upper Bound High Register (<i>PWMG2CUBH</i>)	52
10.3.4.16. PWMG2 Counter Upper Bound Low Register (<i>PWMG2CUBL</i>)	52
10.3.4.17. PWMG2 Duty Value High Register (<i>PWMG2DTH</i>), address = 0x2E	52
10.3.4.18. PWMG2 Duty Value Low Register (<i>PWMG2DTL</i>), address = 0x2F	52
10.3.5. Examples of PWM Waveforms with Complementary Dead Zones	53
11. Special Functions	55
11.1. Comparator	55
11.1.1. Comparator Control Register (<i>GPCC</i>), address = 0x18	56
11.1.2. Comparator Selection Register (<i>GPCS</i>), address = 0x19	56
11.1.3. Internal Reference Voltage ($V_{\text{internal R}}$)	57
11.1.4. Using the Comparator	59
11.1.5. Using the Comparator and Bandgap 1.20V	60
11.2. VDD/2 Bias Voltage Generator	61
12. Notes for Emulation	62
13. Program Writing	63
13.1. Normal Programming Mode	63
13.2. Limited-Voltage Programming Mode	63
13.3. On-Board Writing	64
14. Device Characteristics	65
14.1. Absolute Maximum Ratings	65
14.2. DC/AC Characteristics	65
14.3. Typical IHRC Frequency vs. VDD (calibrated to 16MHz)	67
14.4. Typical ILRC Frequency vs. VDD	67
14.5. Typical IHRC Frequency vs. Temperature (calibrated to 16MHz)	68



MFU124 - Industrial Grade 8bit MTP Type IO Controller

14.6.	Typical ILRC Frequency vs. Temperature	68
14.7.	Typical Operating Current vs. VDD and CLK=IHRC/n	69
14.8.	Typical Operating Current vs. VDD and CLK=ILRC/n	69
14.9.	Typical Operating Current vs. VDD and CLK=32KHz EOSC / n	70
14.10.	Typical Operating Current vs. VDD and CLK=1MHz EOSC / n	70
14.11.	Typical Operating Current vs. VDD and CLK=4MHz EOSC / n	71
14.12.	Typical IO pull high resistance	71
14.13.	Typical IO input high/low threshold voltage (V_{IH}/V_{IL})	72
14.14.	Typical IO driving current (I_{OH}) and sink current (I_{OL})	72
14.15.	Typical power down current (I_{PD}) and power save current (I_{PS})	73
15.	Instructions	74
15.1.	Instruction Table	75



MFU124 - Industrial Grade 8bit MTP Type IO Controller

Revision History:

Revision	Date	Description
0.00	2019/08/23	Preliminary version
0.01	2019/10/08	Add SOT23-6, SOP14 and DIP14

Warning

User must read all application notes of the IC by detail before using it. Please download the related application notes from the following link:

<http://www.padauk.com.tw/tw/technical/index.aspx>



MFU124 - Industrial Grade 8bit MTP Type IO Controller

◆ MFU124-D16: DIP16 (300mil)



MFU124 - Industrial Grade 8bit MTP Type IO Controller

Pin Name	Input / output			Special Functions						
	I / O	Pull High	Wake Up	Crystal	Comparator	PWM	VDD/2	External Interrupt	External Reset	Program
PA0	√	√	√		CO	PG0PWM	COM2	INT0		
PA3	√	√	√		CIN-	TM2PWM PG2PWM	COM4			√
PA4	√	√	√		CIN+ CIN-	PG1PWM	COM3			
PA5	√	√	√			PG2PWM			√	√
PA6	√	√	√	√						√
PA7	√	√	√	√						
PB0	√	√	√				COM1	INT1		
PB1	√	√	√							
PB2	√	√	√			TM2PWM PG2PWM				
PB3	√	√	√			PG2PWM				
PB4	√	√	√			TM2PWM PG0PWM				
PB5	√	√	√			TM3PWM PG0PWM				
PB6	√	√	√		CIN-	TM3PWM PG1PWM				
PB7	√	√	√		CIN-	TM3PWM PG1PWM				
VDD										√
GND										√
Notice	<ol style="list-style-type: none"> All the I/O pins have: Schmitt Trigger input and CMOS voltage level IO function is automatically deactivated when a pin is used as PWM output port. Please put 33Ω resistor in series to have high noise immunity when PA5 is in input mode. ICE doesn't support the function PG2PWM output to PA5. 									



MFU124 - Industrial Grade 8bit MTP Type IO Controller

4.1.3.1.ACC Status Flag Register (*FLAG*), address = 0x00

Bit	Reset	R/W	Description
7 – 4	-	-	Reserved. These four bits are “1” when read.
3	-	R/W	OV (Overflow). This bit is set whenever the sign operation is overflow.
2	-	R/W	AC (Auxiliary Carry). There are two conditions to set this bit, the first one is carry out of low nibble in addition operation, and the other one is borrow from the high nibble into low nibble in subtraction operation.
1	-	R/W	C (Carry). There are two conditions to set this bit, the first one is carry out in addition operation, and the other one is borrow in subtraction operation. Carry is also affected by shift with carry instruction.
0	-	R/W	Z (Zero). This bit will be set when the result of arithmetic or logic operation is zero; Otherwise, it is cleared.

4.1.3.2.MISC Register (*MISC*), address = 0x08

Bit	Reset	R/W	Description
7 – 5	-	-	Reserved. (keep 0 for future compatibility)
4	0	WO	Enable VDD/2 bias voltage generator 0 / 1 : Disable / Enable (ICE cannot be dynamically switched)
3	-	-	Reserved.
2	0	WO	Disable LVR function. 0 / 1 : Enable / Disable
1 – 0	00	WO	Watch dog time out period 00: 8k ILRC clock period 01: 16k ILRC clock period 10: 64k ILRC clock period 11: 256k ILRC clock period

4.2. Addressing Mode

For indirect memory access mechanism, the data memory is used as the data pointer to address the data byte. All the data memory could be the data pointer; it's quite flexible and useful to do the indirect memory access. All the 128 bytes data memory of MFU124 can be accessed by indirect access mechanism.

Bit defined: Only addressed at 0x00 ~ 0x3F.



MFU124 - Industrial Grade 8bit MTP Type IO Controller

5.3.1.1. Clock Mode Register (CLKMD), address = 0x03

Bit	Reset	R/W	Description	
7 – 5	111	R/W	System clock selection	
			Type 0, CLKMD[3]=0	Type 1, CLKMD[3]=1
			000: IHRC/4 001: IHRC/2 010: reserved 011: EOSC/4 100: EOSC/2 101: EOSC 110: ILRC/4 111: ILRC (default)	000: IHRC/16 001: IHRC/8 010: ILRC/16 (ICE does NOT Support.) 011: IHRC/32 100: IHRC/64 101: EOSC/8 Others: reserved
4	1	R/W	IHRC oscillator Enable. 0 / 1: disable / enable	
3	0	R/W	Clock Type Select. This bit is used to select the clock type in bit [7:5]. 0 / 1: Type 0 / Type 1	
2	1	R/W	ILRC Enable. 0 / 1: disable / enable If ILRC is disabled, watchdog timer is also disabled.	
1	1	R/W	Watch Dog Enable. 0 / 1: disable / enable	
0	0	R/W	Pin PA5/PRSTB function. 0 / 1: PA5 / PRSTB	

5.3.2. Frequency Calibration

The IHRC frequency calibration function can be selected when compiling user's program and the command will be inserted into user's program automatically.

The calibration command is shown as below:

```
.ADJUST_IC SYSCLK=IHRC/(p1), IHRC=(p2)MHz, VDD=(p3)V
```

Where,

p1=2, 4, 8, 16, 32, 64; In order to provide different system clock.

p2=16 ~ 18; In order to calibrate the chip to different frequency, 16MHz is the usually one.

p3=2.2 ~ 5.5; In order to calibrate the chip under different supply voltage.

Usually, .ADJUST_IC will be the first command after boot up, in order to set the target operating frequency whenever starting the system. The program code for IHRC frequency calibration is executed only one time that occurs in writing the codes into MTP memory; after then, it will not be executed again.

If the different option for IHRC calibration is chosen, the system status is also different after boot. As shown in table 4:



MFU124 - Industrial Grade 8bit MTP Type IO Controller

- (4) Users can make some compensatory adjustments according to their own experiences. For example, users can set IHRC frequency to be 0.5% ~ 1% higher and aim to get better re-targeting after molding.

5.3.3. System Clock Switching

After IHRC calibration, the system clock of MFU124 can be switched among IHRC, ILRC and EOSC by setting the **CLKMD** register at any time, **but please notice that the original clock module can NOT be turned off at the same time as writing command to CLKMD register**. For example, when switching from A clock source to B clock source, you should first switch the system clock source to B and then close the A clock source. The examples are shown as below and more information about clock switching, please refer to the "Help" -> "Application Note" -> "IC Introduction" -> "Register Introduction" -> **CLKMD**".

Case 1: Switching system clock from ILRC to IHRC/4

```
... // system clock is ILRC
CLKMD = 0x14; // switch to IHRC/4, ILRC CAN NOT be disabled here
CLKMD.2 = 0; // ILRC CAN be disabled at this time
...
```

Case 2: Switching system clock from IHRC/4 to EOSC

```
... // system clock is IHRC/4
CLKMD = 0xB0; // switch to EOSC, IHRC CAN NOT be disabled here
CLKMD.4 = 0; // IHRC CAN be disabled at this time
...
```

Case 3: Switching system clock from IHRC/8 to IHRC/4

```
... // system clock is IHRC/8, ILRC is enabled here
CLKMD = 0x14; // switch to IHRC/4
...
```

Case 4: System may hang if it is to switch clock and turn off original oscillator at the same time

```
... // system clock is ILRC
CLKMD = 0x10; // CAN NOT switch clock from ILRC to IHRC/4 and turn off
// ILRC oscillator at the same time
...
```

6. Reset

MFU124 reset can be caused by four factors: power-on reset, LVR reset, watchdog timeout overflow reset, and PRSTB pin reset. After the reset, the system will restart. The program counter will jump to address 0x000 and all registers of MFU124 will be set to the default value.

6.1. Power On Reset - POR

POR (Power-On-Reset) is used to reset MFU124 when power up. The power up sequence is shown in the Fig. 3. Customer must ensure the stability of supply voltage after power up no matter which option is chosen.



MFU124 - Industrial Grade 8bit MTP Type IO Controller

- b. Timer wake-up: If the clock source of Timer is not the SYSClk, the system will be awakened when the Timer counter reaches the set value.
- c. Comparator wake-up: It need setting $GPCC.7=1$ and $GPCS.6=1$ to enable the comparator wake-up function at the same time.

An example shows how to use Timer16 to wake-up from “stopexe”:

```
$ T16M  ILRC, /1, BIT8           // Timer16 setting
...
WORD   count   =   0;
STT16  count;
stopexe;
...
```

The initial counting value of Timer16 is zero and the system will be woken up after the Timer16 counts 256 ILRC clocks.

7.2. Power-Down Mode (“stopsys”)

Power-Down mode is the state of deeply power-saving with turning off all the oscillator modules. By using the *stopsys* instruction, this chip will be put on Power-Down mode directly. It is recommend to set $GPCC.7=0$ to disable the comparator before the command *stopsys*.

Wake-up from input pins can be considered as a continuation of normal execution. To minimize power consumption, all the I/O pins should be carefully manipulated before entering Power-Down mode.

The following shows the internal status of MFU124 in detail when *stopsys* command is issued:

- (1) All the oscillator modules are turned off
- (2) MTP memory is turned off
- (3) The contents of SRAM and registers remain unchanged
- (4) Wake-up sources: IO toggle in digital mode ($PxDIER$ bit is 1)

The reference sample program for power down mode is shown as below:

```
CMKMD = 0xF4;           // Change clock from IHRC to ILRC, disable watchdog timer
CLKMD.4 = 0;           // disable IHRC
...
while (1)
{
    STOPSYS;           // enter Power-Down mode
    if (...) break;    // if wake-up happen and check OK, then return to high speed,
                       // else stay in Power-Down mode again.
}
CLKMD = 0x14;          // Change clock from ILRC to IHRC/4
```




MFU124 - Industrial Grade 8bit MTP Type IO Controller

8.4. Example for Using Interrupt

User must reserve enough stack memory for interrupt, two bytes stack memory for one level interrupt and four bytes for two levels interrupt.

For interrupt operation, the following sample program shows how to handle the interrupt, noticing that it needs four bytes stack memory to handle interrupt and *pushaf*.

```
void      FPPA0  (void)
{
    ...
    $ INTEN PA0;           // INTEN =1; interrupt request when PA0 level changed
    INTRQ = 0;            // clear INTRQ
    ENGINT                // global interrupt enable
    ...
    DISGINT              // global interrupt disable
    ...
}

void Interrupt (void)    // interrupt service routine
{
    PUSHAF                // store ALU and FLAG register

    // If INTEN.PA0 will be opened and closed dynamically,
    // user can judge whether INTEN.PA0 =1 or not.
    // Example:  If (INTEN.PA0 && INTRQ.PA0) {...}

    // If INTEN.PA0 is always enable,
    // user can omit the INTEN.PA0 judgement to speed up interrupt service routine.

    If (INTRQ.PA0)
    {
        // Here for PA0 interrupt service routine
        INTRQ.PA0 = 0;    // Delete corresponding bit (take PA0 for example)
        ...
    }
    ...
    // (X:) INTRQ = 0;    // It is not recommended to use INTRQ = 0 to clear all at the end of the
                        // interrupt service routine.
                        // It may accidentally clear out the interrupts that have just occurred
                        // and are not yet processed.

    POPAF                // restore ALU and FLAG register
}
}
```




MFU124 - Industrial Grade 8bit MTP Type IO Controller

9.1.6. Port B Data Registers (*PB*), address = 0x14

Bit	Reset	R/W	Description
7 – 0	0x00	R/W	Data registers for Port B.

9.1.7. Port B Control Registers (*PBC*), address = 0x15

Bit	Reset	R/W	Description
7 – 0	0x00	R/W	Port B control registers. This register is used to define input mode or output mode for each corresponding pin of port B. 0 / 1: input / output.

9.1.8. Port B Pull-High Registers (*PBPH*), address = 0x16

Bit	Reset	R/W	Description
7 – 0	0x00	R/W	Port B pull-high registers. This register is used to enable the internal pull-high device on each corresponding pin of port B. 0 / 1 : disable / enable



MFU124 - Industrial Grade 8bit MTP Type IO Controller

As an example, Table 7 shows the configuration table of bit 0 of port A.

<i>PA.0</i>	<i>PAC.0</i>	<i>PAPH.0</i>	Description
X	0	0	Input without pull-high resistor
X	0	1	Input with pull-high resistor
0	1	X	Output low without pull-high resistor
1	1	0	Output high without pull-high resistor
1	1	1	Output high with pull-high resistor

Table 7: PA0 Configuration Table

(2) Wake-up function:

When MFU124 put in Power-Down or Power-Save mode, every pin can be used to wake-up system by toggling its state. Therefore, those pins needed to wake-up system must be set to input mode and set the corresponding bits of registers *PxDIER* to high.

(3) External interrupt function:

When the IO acts as an external interrupt pin, the corresponding bit of *PxDIER* should be set to high. For example, *PADIER.0* should be set to high when PA0 is used as external interrupt pin.

(4) Drive capability optional:

Most IOs can be adjusted their Driving or Sinking current capability to Normal or Low by code option Drive.

9.2.3. IO Pin Usage and Setting

(1) IO pin as digital input

- ◆ When IO is set as digital input, the level of V_{ih} and V_{il} would changes with the voltage and temperature. Please follow the minimum value of V_{ih} and the maximum value of V_{il} .
- ◆ The value of internal pull high resistor would also changes with the voltage, temperature and pin voltage. It is not the fixed value.

(2) If IO pin is set to be digital input and enable wake-up function

- ◆ Configure IO pin as input mode by *PxC* register.
- ◆ Set corresponding bit to "1" in *PxDIER*.
- ◆ For those IO pins of PA that are not used, *PADIER*[1:2] should be set low in order to prevent them from leakage.

(3) PA5 is set to be output pin

- ◆ PA5 can be set to be Open-Drain output pin only, output high requires adding pull-up resistor.

(4) PA5 is set to be PRSTB input pin.

- ◆ Configure PA5 as input.
- ◆ Set *CLKMD.0*=1 to enable PA5 as PRSTB input pin.

(5) PA5 is set to be input pin and to connect with a push button or a switch by a long wire

- ◆ Needs to put a >10Ω resistor in between PA5 and the long wire.



MFU124 - Industrial Grade 8bit MTP Type IO Controller

			11 : ÷ 64
4 – 0	00000	WO	Timer2 clock scalar.

10.2.1.2. Timer2 Control Register (*TM2C*), address = 0x1C

Bit	Reset	R/W	Description
7 – 4	0000	R/W	Timer2 clock selection. 0000 : disable 0001 : CLK 0010 : IHRC or IHRC *2 (by code option TMx_source) 0011 : EOSC 0100 : ILRC 0101 : comparator output 1000 : PA0 (rising edge) 1001 : ~PA0 (falling edge) 1010 : PB0 (rising edge) 1011 : ~PB0 (falling edge) 1100 : PA4 (rising edge) 1101 : ~PA4 (falling edge) Others: reserved Notice: In ICE mode and IHRC is selected for Timer2 clock, the clock sent to Timer2 does NOT be stopped, Timer2 will keep counting when ICE is in halt state.
3 – 2	00	R/W	Timer2 output selection. 00 : disable 01 : PB2 10 : PA3 11 : PB4
1	0	R/W	Timer2 mode selection. 0 / 1 : period mode / PWM mode
0	0	R/W	Enable to inverse the polarity of Timer2 output. 0 / 1: disable / enable

10.2.1.3. Timer2 Counter Register (*TM2CT*), address = 0x1D

Bit	Reset	R/W	Description
7 – 0	0x00	R/W	Bit [7:0] of Timer2 counter register.

10.2.1.4. Timer2 Bound Register (*TM2B*), address = 0x09

Bit	Reset	R/W	Description
7 – 0	0x00	WO	Timer2 bound register.

10.2.1.5. Timer3 Counter Register (*TM3CT*), address = 0x33

Bit	Reset	R/W	Description
7 – 0	0x00	R/W	Bit [7:0] of Timer3 counter register.



MFU124 - Industrial Grade 8bit MTP Type IO Controller

10.3.4.9. PWMG1 Counter Upper Bound High Register (*PWMG1CUBH*), address = 0x2A

Bit	Reset	R/W	Description
7 – 0	0x00	WO	Bit[10:3] of PWMG1 counter upper bound.

10.3.4.10. PWMG1 Counter Upper Bound Low Register (*PWMG1CUBL*), address = 0x2B

Bit	Reset	R/W	Description
7 – 6	00	WO	Bit[2:1] of PWMG1 counter upper bound.
5	0	WO	Bit[0] of PWMG1 counter upper bound.
4 – 0	-	-	Reserved

10.3.4.11. PWMG1 Duty Value High Register (*PWMG1DTH*), address = 0x28

Bit	Reset	R/W	Description
7 – 0	0x00	WO	Duty values bit[10:3] of PWMG1.

10.3.4.12. PWMG1 Duty Value Low Register (*PWMG1DTL*), address = 0x29

Bit	Reset	R/W	Description
7 – 5	000	WO	Duty values bit[2:0] of PWMG1.
4 – 0	-	-	Reserved

Note: It's necessary to write *PWMG1DTL* Register before writing *PWMG1DTH* Register.

10.3.4.13. PWMG2 Control Register (*PWMG2C*), address = 0x2C

Bit	Reset	R/W	Description
7	0	R/W	Enable PWMG2. 0 / 1: disable / enable.
6	-	RO	Output of PWMG2.
5	0	R/W	Enable to inverse the polarity of PWMG2 output. 0 / 1: disable / enable.
4	0	R/W	PWMG2 counter reset. Writing "1" to clear PWMG2 counter and this bit will be self clear to 0 after counter reset.
3 – 1	0	R/W	Select PWMG2 output pin. 000: disable 001: PB3 011: PA3 100: PB2 101: PA5 (ICE does NOT Support.) Others: reserved
0	0	R/W	Clock source of PWMG2. 0: CLK, 1: IHRC or IHRC*2 (by code option PWM_source)



MFU124 - Industrial Grade 8bit MTP Type IO Controller

10.3.4.14. PWMG2 Scalar Register (*PWMG2S*), address = 0x2D

Bit	Reset	R/W	Description
7	0	RO	PWMG2 interrupt mode. 0: Generate interrupt when counter matches the duty value 1: Generate interrupt when counter is 0.
6 – 5	0	RO	PWMG2 clock pre-scalar. 00 : ÷1 01 : ÷4 10 : ÷16 11 : ÷64
4 – 0	0	RO	PWMG2 clock divider.

10.3.4.15. PWMG2 Counter Upper Bound High Register (*PWMG2CUBH*), address = 0x30

Bit	Reset	R/W	Description
7 – 0	0x00	WO	Bit[10:3] of PWMG2 counter upper bound.

10.3.4.16. PWMG2 Counter Upper Bound Low Register (*PWMG2CUBL*), address = 0x31

Bit	Reset	R/W	Description
7 – 6	00	WO	Bit[2:1] of PWMG2 counter upper bound.
5	0	WO	Bit[0] of PWMG2 counter upper bound.
4 – 0	-	-	Reserved

10.3.4.17. PWMG2 Duty Value High Register (*PWMG2DTH*), address = 0x2E

Bit	Reset	R/W	Description
7 – 0	0x00	WO	Duty values bit[10:3] of PWMG2.

10.3.4.18. PWMG2 Duty Value Low Register (*PWMG2DTL*), address = 0x2F

Bit	Reset	R/W	Description
7 – 5	000	WO	Duty values bit[2:0] of PWMG2.
4 – 0	-	-	Reserved

Note: It's necessary to write *PWMG2DTL* Register before writing *PWMG2DTH* Register.

Special Functions

10.4. Comparator

One hardware comparator is built inside the MFU124; Fig. 17 shows its hardware diagram. It can compare signals between two input pins. The two signals to be compared, one is the plus input and the other one is the minus input. The plus input pin is selected by register *GPCC.0*, and the minus input pin is selected by *GPCC[3:1]*.

The output result can be:

- (1) read back by *GPCC.6*;
- (2) inversed the polarity by *GPCC.4*;
- (3) sampled by Time2 clock (TM2_CLK) which comes from *GPCC.5*;
- (4) enabled to output to PA0 directly by *GPCS.7*;
- (5) used to request interrupt service.




Fig. 17: Hardware diagram of comparator

10.4.3. Internal Reference Voltage ($V_{\text{internal R}}$)

The internal reference voltage $V_{\text{internal R}}$ is built by series resistance to provide different level of reference voltage, bit 4 and bit 5 of **gpcs** register are used to select the maximum and minimum values of $V_{\text{internal R}}$ and bit [3:0] of **gpcs** register are used to select one of the voltage level which is divided-by-16 from the defined maximum level to minimum level. Fig. 18 to Fig. 21 shows four conditions to have different reference voltage $V_{\text{internal R}}$. By setting the **gpcs** register, the internal reference voltage $V_{\text{internal R}}$ can be ranged from $(1/32)*V_{\text{DD}}$ to $(3/4)*V_{\text{DD}}$.




Fig. 18: $V_{\text{internal R}}$ hardware connection if $gpcs.5=0$ and $gpcs.4=0$




Fig. 19: $V_{\text{internal R}}$ hardware connection if $gpcs.5=0$ and $gpcs.4=1$




Fig. 20: $V_{internal R}$ hardware connection if $gpcs.5=1$ and $gpcs.4=0$




Fig. 21: $V_{internal R}$ hardware connection if $gpcs.5=1$ and $gpcs.4=1$



MFU124 - Industrial Grade 8bit MTP Type IO Controller

10.4.4. Using the Comparator

Case 1:

Choosing PA3 as minus input and $V_{\text{internal R}}$ with $(18/32)*V_{\text{DD}}$ voltage level as plus input. $V_{\text{internal R}}$ is configured as the above Figure “GPCS[5:4] = 2b'00” and GPCS[3:0] = 4b'1001 (n=9) to have $V_{\text{internal R}} = (1/4)*V_{\text{DD}} + [(9+1)/32]*V_{\text{DD}} = [(9+9)/32]*V_{\text{DD}} = (18/32)*V_{\text{DD}}$.

```
GPCS   = 0b0_0_00_1001;      //  $V_{\text{internal R}} = V_{\text{DD}}*(18/32)$   
GPCC   = 0b1_0_0_0_000_0;    // enable comp, - input: PA3, + input:  $V_{\text{internal R}}$   
PADIER = 0bxxxx_0_xxx;      // disable PA3 digital input to prevent leakage current
```

or

```
$ GPCS   $V_{\text{DD}}*18/32$ ;  
$ GPCC  Enable, N_PA3, P_R;    // - input: N_xx, + input: P_R( $V_{\text{internal R}}$ )  
PADIER = 0bxxxx_0_xxx;
```

Case 2:

Choosing $V_{\text{internal R}}$ as minus input with $(22/40)*V_{\text{DD}}$ voltage level and PA4 as plus input, the comparator result will be inversed and then output to PA0. $V_{\text{internal R}}$ is configured as the above Figure “GPCS[5:4] = 2b'10” and GPCS[3:0] = 4b'1101 (n=13) to have $V_{\text{internal R}} = (1/5)*V_{\text{DD}} + [(13+1)/40]*V_{\text{DD}} = [(13+9)/40]*V_{\text{DD}} = (22/40)*V_{\text{DD}}$.

```
GPCS   = 0b1_0_10_1101;      // output to PA0,  $V_{\text{internal R}} = V_{\text{DD}}*(22/40)$   
GPCC   = 0b1_0_0_1_011_1;    // Inverse output, - input:  $V_{\text{internal R}}$ , + input: PA4  
PADIER = 0bxxxx_0_xxx;      // disable PA4 digital input to prevent leakage current
```

or

```
$ GPCS  Output,  $V_{\text{DD}}*22/40$ ;  
$ GPCC  Enable, Inverse, N_R, P_PA4; // - input: N_R( $V_{\text{internal R}}$ ), + input: P_xx  
PADIER = 0bxxx_0_xxxx;
```

Note: When selecting output to PA0 output, GPCS will affect the PA3 output function in ICE. Though the IC is fine, be careful to avoid this error during emulation.



MFU124 - Industrial Grade 8bit MTP Type IO Controller

10.5. VDD/2 Bias Voltage Generator

The four pins of MFU124: PA4, PA3, PA0 and PB0, can generate VDD/2 as the COM function when driving the LCD display. This function can be enabled by setting the register *MISC.4* as 1.

MISC Register (<i>MISC</i>), address = 0x08			
Bit	Reset	R/W	Description
7 – 5	-	-	Reserved. (keep 0 for future compatibility)
4	0	WO	Enable VDD/2 bias voltage generator 0 / 1 : Disable / Enable (ICE cannot be dynamically switched)
3	-	-	Reserved.
2	0	WO	Disable LVR function. 0 / 1 : Enable / Disable
1 – 0	00	WO	Watch dog time out period

The COM port can generate VDD/2 by switching it to input mode (*PAC.x / PBC.x=0*). However, keep in mind to turn off the pull-high resistor (*PAPH.x / PBPH.x=0*) and digital input from *PADIER.x / PBDIER.x* to register prevent the output voltage level from disturbing. Fig.22 shows how to use this function.

The output function of COM port is the same as other normal IO.




Fig. 22: Using VDD/2 bias voltage generator



MFU124 - Industrial Grade 8bit MTP Type IO Controller

12. Program Writing

Please use PDK5S-P-003 to program. PDK3S-P-002 or older versions do not support programming MFU124.

Jumper connection: Please follow the instruction inside the writer software to connect the jumper.

Please select the following program mode according to the actual situation.

12.1. Normal Programming Mode

Range of application:

- Single-Chip-Package IC with programming at the writer IC socket or on the handler.
- Multi-Chip-Package(MCP) with MFU124. Be sure its connected IC and devices will not be damaged by the following voltages, and will not clam the following voltages.

The voltage conditions in normal programming mode:

- (1) VDD is 7.8V, and the maximum supply current is up to about 20mA.
- (2) PA5 is 5.5V.
- (3) The voltages of other program pins (except GND) are the same as VDD.

Important Cautions:

- You MUST follow the instructions on APN004 and APN011 for programming IC on the handler.
- Connecting a 0.01uF capacitor between VDD and GND at the handler port to the IC is always good for suppressing disturbance. But please DO NOT connect with > 0.01uF capacitor, otherwise, programming mode may be fail.

12.2. Limited-Voltage Programming Mode

Range of application:

- On-Board writing. Its peripheral circuits and devices will not be damaged by the following voltages, and will not clam the following voltages. Please refer to Chapter 13.3 for more details about On-Board Writing.
- Multi-Chip-Package(MCP) with MFU124. Please be sure that its connected IC and devices will not be damaged by the following voltages, and will not clam the following voltages.

The voltage conditions in Limited-Voltage programming mode:

- (1) VDD is 5.0V, and the maximum supply current is up to about 20mA.
- (2) PA5 is 5.0V.
- (3) The voltage of other program pins (except GND) is the same as VDD.

Please select "MTP On-Board VDD Limitation" or "On-Board Program" on the writer screen to enable the limited-voltage programming mode. (Please refer to the file of Writer "PDK5S-P-003 UM").



MFU124 - Industrial Grade 8bit MTP Type IO Controller

12.3. On-Board Writing

MFU124 can support On-board writing. On-Board Writing is known as the situation that the IC have to be programmed when the IC itself and other peripheral circuits and devices have already been mounted on the PCB. Five wires of PDK5S-P-003 are used for On-Board Writing: ICPCK, ICPDA, VDD, GND and ICVPP. They are used to connect PA3, PA6, VDD, GND and PA5 of the IC correspondingly.




Fig. 23: Schematic Diagram of On-Board Wiring

The symbol ☆ on Fig. 23 can be either resistors or capacitors. They are used to isolate the programming signal wires from the peripheral circuit. it should be $\geq 10K\Omega$ for resistance while $\leq 220pF$ for capacitance.

Notice:

- In general, the limited-voltage programming mode is used in On-board Writing, Please refers to the 13.2 for more detail about limited-voltage programming mode.
- Any zener diode $\leq 5.0V$, or any circuitry which clam the 5.0V to be created SHOULD NOT be connected between VDD and GND of the PCB.
- Any capacitor $\geq 500\mu F$ SHOULD NOT be connected between VDD and GND of the PCB.
- In general, the writing signal pins PA3, PA5 and PA6 SHOULD NOT be considered as strong output pins.



MFU124 - Industrial Grade 8bit MTP Type IO Controller

Symbol	Description	Min	Typ.	Max	Unit	Conditions(Ta=25°C)
	All IO		7		mA	V _{DD} =5V, V _{OL} =0.5V

Symbol	Description	Min	Typ.	Max	Unit	Conditions(Ta=25°C)
I _{OH}	IO lines drive current (normal)		15		mA	V _{DD} =5V, V _{OH} =4.5V
	IO lines drive current (low)		5			
V _{IN}	Input voltage	-0.3		V _{DD} +0.3	V	
I _{INJ (PIN)}	Injected current on pin			1	mA	V _{DD} +0.3 ≧ V _{IN} ≧ -0.3
R _{PH}	Pull-high Resistance		105		KΩ	V _{DD} =5.0V
f _{IHRC}	Frequency of IHRC after calibration *	15.84*	16*	16.16*	MHz	V _{DD} =5V, Ta=25°C
		15.20*		16.80*		V _{DD} =2.2V~5.5V, -40°C <Ta<85°C*
t _{INT}	Interrupt pulse width	30			ns	V _{DD} = 3.3V
V _{DR}	RAM data retention voltage*	1.5			V	In Power-Down mode
t _{WDT}	Watchdog timeout period		8k		T _{ILRC}	misc[1:0]=00 (default)
			16k			misc[1:0]=01
			64k			misc[1:0]=10
			256k			misc[1:0]=11
t _{SBP}	System boot-up period from power-on		47		ms	@ V _{DD} =5V
t _{WUP}	Wake-up time period		3000		T _{ILRC} c	Where T _{ILRC} is the time period of ILRC
t _{RST}	External reset pulse width	120			us	
CP _{OS}	Comparator offset*	-	±10	±20	mV	
CP _{CM}	Comparator input common mode*	0		V _{DD} -1.5	V	
CP _{SPT}	Comparator response time**		100	500	ns	Both rising and falling
CP _{MC}	Stable time to change comparator mode		2.5	7.5	us	
CP _{CS}	Comparator current consumption		20		uA	V _{DD} = 3.3V


*These parameters are for design reference, not tested for every chip.

The characteristic diagrams are the actual measured values. Considering the influence of production drift and other factors, the data in the table are within the safety range of the actual measured values.




MFU124 - Industrial Grade 8bit MTP Type IO Controller

13.3. Typical IHRC Frequency vs. VDD (calibrated to 16MHz)




13.4. Typical ILRC Frequency vs. VDD






MFU124 - Industrial Grade 8bit MTP Type IO Controller

13.5. Typical IHRC Frequency vs. Temperature (calibrated to 16MHz)



13.6. Typical ILRC Frequency vs. Temperature






MFU124 - Industrial Grade 8bit MTP Type IO Controller

13.9. Typical Operating Current vs. VDD and CLK=32KHz EOSC / n

Conditions: **ON**: EOSC, Band-gap; **OFF**: LVR, T16 modules, IHRC, ILRC modules;


IO: PA0:0.5Hz output toggle and no loading, **others**: input and no floating



13.10. Typical Operating Current vs. VDD and CLK=1MHz EOSC / n

Conditions: **ON**: EOSC, Band-gap; **OFF**: LVR, T16 modules, IHRC, ILRC modules;

IO: PA0:0.5Hz output toggle and no loading, **others**: input and no floating







MFU124 - Industrial Grade 8bit MTP Type IO Controller

13.11. Typical Operating Current vs. VDD and CLK=4MHz EOSC / n

Conditions: **ON**: EOSC, Band-gap; **OFF**: LVR, T16 modules, IHRC, ILRC modules;
IO: PA0:0.5Hz output toggle and no loading, **others**: input and no floating




13.12. Typical IO pull high resistance







MFU124 - Industrial Grade 8bit MTP Type IO Controller

13.13. Typical IO input high/low threshold voltage (V_{IH}/V_{IL})



13.14. Typical IO driving current (I_{OH}) and sink current (I_{OL})





MFU124 - Industrial Grade 8bit MTP Type IO Controller

Instructions

Symbol	Description
ACC	Accumulator (Abbreviation of accumulator)
a	Accumulator (Symbol of accumulator in program)
sp	Stack pointer
flag	ACC status flag register
I	Immediate data
&	Logical AND
 	Logical OR
←	Movement
^	Exclusive logic OR
+	Add
-	Subtraction
~	NOT (logical complement, 1's complement)
¯	NEG (2's complement)
OV	Overflow (The operational result is out of range in signed 2's complement number system)
Z	Zero (If the result of <i>ALU</i> operation is zero, this bit is set to 1)
C	Carry (The operational result is to have carry out for addition or to borrow carry for subtraction in unsigned number system)
AC	Auxiliary Carry (If there is a carry out from low nibble after the result of <i>ALU</i> operation, this bit is set to 1)
IO.n	The bit of register
M.n,	Only addressed in 0~0x3F (0~63) is allowed



MFU124 - Industrial Grade 8bit MTP Type IO Controller

<i>reset</i>	<i>reset;</i>	Reset the whole chip.	1	-	-	-	-
<i>wdreset</i>	<i>wdreset ;</i>	Reset Watchdog timer.	1	-	-	-	-